RSFQ LOGIC ARITHMETIC


(*) Institute of Nuclear Physics, and (*) Department of Physics, Moscow State University, Moscow 119899, U.S.S.R.

Abstract

Several ways of local timing of the Josephson-junction RSFQ (Rapid Single Flux Quantum) logic elements are proposed, and their peculiarities are discussed. Several examples of serial and parallel pipelined arithmetic blocks using various types of timing are suggested and their possible performance is discussed. Serial devices enable one to perform n-bit functions relatively slowly but using integrated circuits of a moderate integration scale, while parallel pipelined devices are more hardware-wasteful but promise extremely high productivity.

Introduction

Progress in development of the Josephson junction digital devices was traditionally associated with latching logic elements. These elements, however, do have several drawbacks including relatively long (~1 ns) reset time which prevents clock frequencies above the 1 GHz threshold already crossed by fast semiconductor integrated circuits.

Recently a new "RSFO" (Resistive or Rapid Single Flux Quantum) family of nonlatching logic elements employing overdamped Josephson junctions has been proposed and analyzed. The analysis and the first experiments have shown that the basic members of the family can operate at extremely high clock frequencies: at least 30 GHz for 10-μm Nb technology and up to 300 GHz for 1-μm Nb technology.

Nevertheless, specific problems arising in the digital devices operating at frequencies so high, notably the problems of connections and timing of the logic elements, have not been analyzed so far. The purpose of the present work was to show that structure of the RSFO logic allows natural solutions of those two major problems.

ABC of the RSFO Circuitry

In contrast with latching logic elements, those of the RSFO logic family exchange information bits in form of single flux quanta, i.e. of short (picosecond) voltage pulses \( V(t) \) with the area \( \int V(t) dt = \Phi_0 \), and binary unity/zero is presented by presence/absence of a SFQ pulse in a signal line \( S \) during the time period between two consequent SFQ pulses in a clock (timing) line \( T \). See Fig. 1 (in most figures of this paper the clock lines are shown dashed).

Each logic element of the RSFO family contains one or several interferometers with two stable states which differ by single flux quantum input signal pulse(s) \( \Phi_0 \) or can switch these interferometers, so that their final state corresponds to a logic function being performed by the element. Clock pulse \( T \) fed into special input of the element (Fig.1) resets the interferometers into their initial state and simultaneously initiates delivery of the output SFQ pulses at the element output terminal(s) \( S_0 \).

Figures 2-4 show the basic logic elements which we will need for our discussion. Two of them, the DRO register cell \( R \) and full adder \( FA \) (Fig.2) have been discussed in detail earlier, so that we will describe operation of only two new elements.

![Figure 1](image1.png)

**Figure 1.** Representation of information in the RSFO logic circuits: (a) general structure of an RSFO logic element, and (b) time diagram illustrating mutual time arrangement of the RSFO clock pulses \( T \). Input pulses \( S_1 \) and output pulses \( S_2 \) are the part of the clock period forbidden for arrival of input pulses.

**Figure 2.** Basic RSQO logic elements: (a) DRO register cell \( R \); (b) 1-bit full adder \( FA \).

NDRO/DRO Register Cell \( N \) (Fig.3). This element presents a slight complication of that shown in Fig.2a. Its terminals \( Y_1 \) and \( Y_0 \) serve for writing down and reading out the cell contents, similarly to \( X_1 \) and \( X_0 \) terminals in Fig.2a (this operation is initiated by the pulse \( T \)). Except that the cell has an additional output terminal \( P \) for non-destructive reading out which can be initiated by the pulse arriving at the terminal \( X \). Within the RSFO coding system, output \( P \) corresponds to the logic function \( P = X \cdot Y_1 \).

Coincidence Junction \( C \) (Fig.4) is used exclusively in clock line structures, because its dynamics suggests that the pulses \( T_1 \) and \( T_2 \) arriving at its inputs are always bound in pairs, although with arbitrary time shift. Upon arrival of the last bit of the pair the element produces the output pulse \( T_3 \) and resets to its initial state.

Manuscript received August 22, 1988

0018-9464/89/0300-0857$01.00 ©1989 IEEE
Figure 3. NDRD/DRO register cell N: (a) equivalent circuit and notation; (b) results of numerical simulation of the cell with parameters: V = 0.3 mV, t = 1.1 ps, b = 1, L1 = 2L2 = 2L4 = 1.33L1, L3 = 1.33L2, 0.25 mA, L1 = 1.8L2 = 3.5L4 = 3.5L4 = 12 pF.

Figure 4. Coincidence Junction C: (a) equivalent circuit and notation; (b) results of numerical simulation for parameters: V = 0.3 mV, t = 1.1 ps, b = 1, L1 = 2L2 = 2L3 = 1 L4 = 0.25 mA, L1 = 1.8L2 = 3.5L4 = 3.5L4 = 12 pF.

Timing

Global timing used in particular in Josephson junction latching logic S becomes impossible in ten-to-hundred-GHz clock-frequency range. This is why the RSFO logic circuits should operate in local timing mode where T pulses arrive at a logic element from one of its direct neighbours, either the information consumer (Fig. 5a), or from its producer (Fig. 5b), or both (Fig. 5c).

In order to feel the distinction of the two simplest ways of timing, consider one-dimensional arrays of elements shown in Fig. 5a,b. In the former case, a single clock pulse T fed into the array edge will cause a shift of all signal bits by one elementary cell. On the contrary, in the latter case the pulse will drive a single bit along all the array (if logic delays of the signal lines are less than those of clock lines). The both ways, as well as their combinations, can be successfully used in relatively simple digital circuits (for example, see below). They do not, however, defend the circuits against random delays of the clock pulses, which are unavoidable in more complex devices. The problem can be completely solved with the timing circuit shown in Fig. 5c. One can readily get convinced that the circuit provides just the same result as one of those shown in either Fig. 5a or Fig. 5b, depending on the initial setting of the C circuits. However, in contrast with its simpler counterparts, the timing circuit shown in Fig. 5c automatically delays the clock pulses if they arrive too early. If one supplies a total digital device by a generator of initial clock pulses (say, T1) also controlled by the complementary pulse train (T2) we obtain a completely self-timed device which automatically operates at the highest speed permitted by single elements (i.e. tens or even hundreds GHz for the RSFO logic).

Arithmetic Blocks

As an illustration of various methods of timing let us consider possible structure of arithmetic blocks performing either serial or parallel bit-level processing of input data.

Serial Multiplication. Figure 6 shows a serial multiplier (SM) of two n-bit numbers (X,Y) composed of the logic elements discussed above. It is controlled by two independent clock trains Ty and Tx. Firstly, the Ty train loads bits of Y to the register of NDRD/DRO cells N. Then starts the train Tx which induces consequent motion of bits of X through the register of DRO cells R and simultaneously the backward motion of the bits through the register of full adders FA. One can

Figure 5. Three possible ways of timing the RSFO logic elements: (a) and (b) timing suitable for simple circuits; (c) self-timing appropriate for more complex circuits.
easily check up that each clock period the device produces a correct consequent bit of the 2n-bit product XY at its output P, so that the whole operation cycle takes 2n clock periods (loading of new Y is supposed to be fulfilled during last n periods of the previous cycle).

Note that we have used the timing scheme shown in Fig.6a in two lower rows (registers) of the multiplier while that shown in Fig.5b is used in its upper row. For large n, application of the combined timing scheme (Fig.5c) can become necessary.

Serial Division. Figure 7a shows an arithmetic block D_j for serial calculation of the n-bit reciprocal 1/M (1/2 < M < 1) using \( k = \log_2 n \) iterations

\[
Z_j = Z_{j-1} \cdot (2 - M) \cdot Z_{j-1}
\]

starting with \( Z_0 = 2 - M \) (each iteration doubles the number of correct bits). The block consists of two serial multipliers SM (Fig.6) and a simple device "2-" calculating difference between 2 and an input number (the latter device consists of just two single-bit logic elements, inverter and full adder); the pipelined structure of the block provides the cycle time of one iteration somewhat less than that required for two multiplications.

The complete divider can be arranged in two different ways: the simplest one is to link the Z_{j-1} and Z_j terminals of a single D block by the shift register and to run it during \( \log_2 n \) cycles, while the other one is to use a pipelined structure (Fig.7b) composed of \( \log_2 n \) blocks D_i with increasing bit lengths \( (n, n^2, 2) \). The total division time for these two cases is \( 2n \log_2 n \) and 4n clock periods, respectively.

Parallel Multiplication. Productivity of calculations can be increased drastically using parallel pipelined single-bit units. Figure 8 shows an example of such a device, a multiplier of n-bit numbers X and Y. It presents a two-dimensional array (Fig.8b) of single bit units, either those shown in Fig.8a or more simple logic cells R (Fig.2a) and half-adders A. One can see that the basic unit shown in Fig.8a is a copy of a column unit of the serial multiplier (Fig.6); the only difference is a way of connection of the units (Fig.8b) and their timing (Fig.8c). The clock pulse distribution network (Fig.8c) using coincidence junctions C (Fig.4) ensures upward motion of the horizontal wave fronts of the T pulses preventing the front skew (for more complex devices, combination of the timing circuits shown in Fig.5c and Fig.6c can be necessary). The T front induces downward motion of horizontal wave fronts of the signal bits through the multiplier array. When fed in parallel by all 2n bits of new operands X,Y each clock period, the multiplier produces \( 2n \) bits of the product P = XY each period, although processing of a given pair of operands takes \( 2n \) clock periods.

Discussion

Now we can discuss possible structure of digital integrated circuits using the RSQ arithmetic blocks. Here one should take into account that the picosecond RSQ pulses can hardly be passed between the integrated circuits because of relatively large frequency dispersion of the interchip connectors. It means that the RSQ bits produced by the RSQ circuit should be at first converted to the usual dc voltage ("potential") form, then passed to another chip, and lastly converted again to the RSQ form. The converters of the both types have been successfully tested recently; their delay time is apparently well below 0.1 ns, but the whole chip-to-chip communication can hardly be fulfilled in less than 0.5 ns.

Figure 8. A 4×4-bit parallel pipeline multiplier: (a) the basic unit; (b) 2-D signal structure of the multiplier consisting of the basic units (empty squares), DQ register cells (R), and half-adders (A); (c) Clock pulse distribution network preventing the wave-front skew: little squares show signal units of the multiplier.
With this factor taken into account, one arrives at the possible structure shown in Fig. 9. The clock controller, initiated by external acknowledgement signal, generates a train of the SFQ clock pulses (T1 in Fig. 5c); the generation speed is controlled by the backward stream of the pulses T2. This train controls the parallel/serial and serial/parallel converters and a serial RSFO device, of course, parallel processing can be used inside device as well.

![Diagram of RSFO logic circuit](image)

**Figure 9.** Possible structure of the RSFO-logic digital integrated circuit.

Due to extremely high clock frequencies of the RSFO logic elements, all components of the circuit shown in Fig. 9 can be quite matched in their speed. For example, the device shown in Fig. 6, fabricated using 1-μm technology, could multiply two 64-bit numbers in ~0.7 ns, the period quite comparable with conversion and interchip communication delays. Note that integration scale of such circuit (e.g., 10^3 Josephson junctions) would be much less than that of a semiconductor (GaAs) chip with the similar performance (e.g., 10^5 transistors).

On the other hand, using internally-parallel RSFO devices which require larger integration scales one could attain extremely high productivities of single-chip ICs, which can hardly be approached by semiconductor microelectronics in a foreseeable future (Table 1). Just one example of such device is a ripple-counter type A/D converter with digital filtering of the output signal.

**Conclusion.**

The main result of our work is a proof of possible local and self-timing of the RSFO logic elements enabling one to compose digital blocks and complex devices operating at extremely high clock frequencies limited only by logic delays of the RSFO elements (<100 GHz for the present-day Nb technologies). We believe that this fact justifies further intensive development of the RSFO logic circuits, and makes prospects of latching logic rather doubtful.

**Acknowledgment.**

Useful discussion with K.K. Likharev, A.T. Rakhi- mov, and N.N. Roi is gratefully acknowledged.

**References.**


**Table 1.** Estimates of basic parameters of 32×32-bit fixed-point multipliers based on various technologies.

<table>
<thead>
<tr>
<th>Device type</th>
<th>Integration scale</th>
<th>Productivity, Josephson/p-n junctions per second</th>
<th>Time delay, ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial; RSFO (2.5 μm)</td>
<td>1,500</td>
<td>0.5 × 10^9</td>
<td>2</td>
</tr>
<tr>
<td>Parallel pipelined; RSFO (2.5 μm)</td>
<td>40,000</td>
<td>30 × 10^9</td>
<td>2</td>
</tr>
<tr>
<td>Parallel latching (2.5 μm)</td>
<td>70,000</td>
<td>0.5 × 10^9</td>
<td>2</td>
</tr>
<tr>
<td>Parallel; GaAs (0.5 μm)</td>
<td>100,000</td>
<td>0.15 × 10^9</td>
<td>6</td>
</tr>
<tr>
<td>Parallel pipelined; SI-MOS (1.0 μm)</td>
<td>200,000</td>
<td>0.2 × 10^9</td>
<td>150</td>
</tr>
</tbody>
</table>